Sep 5, 2011 #1 A ajhunt18 Member level 1 Joined Jul 4, 2011 Messages 38 Helped 0 Reputation 0 Reaction score 0 Trophy points 1,296 Activity points 1,554 What's the best SRAM configuration? (4T, 5T, 6T, etc). I am designing an SRAM with low power and low leakage in digital implementation using Verilog coding (VCS simulation). Also, what's the best technique I can use to minimize the leakage? Thank You!
What's the best SRAM configuration? (4T, 5T, 6T, etc). I am designing an SRAM with low power and low leakage in digital implementation using Verilog coding (VCS simulation). Also, what's the best technique I can use to minimize the leakage? Thank You!
Sep 6, 2011 #2 K Kaisia Junior Member level 3 Joined Sep 29, 2010 Messages 29 Helped 1 Reputation 2 Reaction score 1 Trophy points 1,283 Activity points 1,411 what structure of 5T like? 4T just derived from 6T(2T as resistor in 4T).
Sep 12, 2011 #3 A ajhunt18 Member level 1 Joined Jul 4, 2011 Messages 38 Helped 0 Reputation 0 Reaction score 0 Trophy points 1,296 Activity points 1,554 I am actually designing in digital implementation. I will use latches instead of nmos or pmos transistors. I'll be using cross-coupled inverter.
I am actually designing in digital implementation. I will use latches instead of nmos or pmos transistors. I'll be using cross-coupled inverter.