Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
If Pmos is connected down and Nmos on top ,
For input logic 0:
Pmos ON and Nmos OFF => output is grounded or logic zero (it will not be zero but Vtp)
For input logic 1:
Pmos OFF and Nmos ON => output is connected to VDD or logic one (it will not be ONE but VDD-Vtp)