Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what is the systhesis and timing models of a hard macro

Status
Not open for further replies.
if the macro was designed by yourself , you can extract it's timing modeling in Prime Time
 

If the macro is a digital block, you can generate the timing model by gate level STA tool such as PrimeTime. If it is a mix-signal or analog, the transistor level STA tool pathmill may be a solution.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top