Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is the purpose of minimum area design rules

Status
Not open for further replies.

p_shinde

Full Member level 5
Joined
Feb 25, 2006
Messages
292
Helped
6
Reputation
12
Reaction score
2
Trophy points
1,298
Location
tokyo
Activity points
3,455
tapping a latch

hi,

can any industry person tell what layers are this P tap/ N tap consists of and how is it shown connected in layout.

as in our diploma we used to create a N tap for p xixtor and would connect it to Vdd, is it same..

also let me know if any one has more to say on this topic..

thanks in advance,
Prasad
 

jcchan

Member level 1
Joined
Apr 28, 2005
Messages
33
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,569
Re: Tapping for Latch up?

The easy way to check latch up path is p(vdd)-n-p-n(gnd).
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top