Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what is the latchup problem? and how to slove it?

Status
Not open for further replies.

deh_fuhrer

Full Member level 5
Joined
Jul 25, 2006
Messages
279
Helped
45
Reputation
90
Reaction score
18
Trophy points
1,298
Activity points
2,874
To be very simple and brief, it is the problem when parasitic transistors formed in the CMOS caught some noise, and a positive feedback circuit become activated which eventually leads to short-circuit between VDD and VSS....
To prevent it use guard rings, substrate contact, retrograde well structure, SOI process...
 

suru

Full Member level 3
Joined
Aug 31, 2007
Messages
157
Helped
4
Reputation
14
Reaction score
1
Trophy points
1,298
Activity points
1,934
FOUND IN CMOS. PLZ TIE WELL TO VDD POTENTIAL.
 

jason99pan

Junior Member level 3
Joined
Mar 15, 2007
Messages
28
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,413
You can refer to "Principles of CMOS VLSI Design - A Systems Perspective" 2nd Ed., Section 3.5....

That will describe the problem more detail...
 

samirkag

Newbie level 4
Joined
Jan 23, 2007
Messages
7
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,314
Stray bjts in the cmos structure form a thyristor. Refer Streetman.

vamsi_addagada said:
what is the latchup problem? and how to slove it?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top