Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what is the latchup problem? and how to slove it?

Status
Not open for further replies.
To be very simple and brief, it is the problem when parasitic transistors formed in the CMOS caught some noise, and a positive feedback circuit become activated which eventually leads to short-circuit between VDD and VSS....
To prevent it use guard rings, substrate contact, retrograde well structure, SOI process...
 

FOUND IN CMOS. PLZ TIE WELL TO VDD POTENTIAL.
 

You can refer to "Principles of CMOS VLSI Design - A Systems Perspective" 2nd Ed., Section 3.5....

That will describe the problem more detail...
 

Stray bjts in the cmos structure form a thyristor. Refer Streetman.

vamsi_addagada said:
what is the latchup problem? and how to slove it?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top