Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what is the issue with this code? Need help in synthesis

Status
Not open for further replies.

verilog2vhdl

Newbie level 6
Joined
Oct 22, 2007
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,350
I see the following errors ... pls help me in solving this...

# Error: [46839]: "C:decoder3x8.vhd", line 30: Non-static range. Continuing ...
# Error: [46292]: Module work.decoder3x8(translated) cannot be compiled because it contains non-rtl constructs. Please check the log for warnings or errors about non-synthesizable constructs in this module.

Thanks
 

alieeldin

Member level 2
Joined
Nov 19, 2005
Messages
46
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Activity points
1,652
1- dont use bit_vector since you will make a calculation
2- in 30 line you wrote to get the length of val and you didnt desided the length of it.
3- try to write it by RTL it is better.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top