Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

what is the difference of Registerfile and SRAM?

Status
Not open for further replies.

godsun

Junior Member level 3
Joined
Dec 25, 2002
Messages
27
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
143
registerfile is faster than SRAM and more power consuption, i don't know why
it is seem that they are same timing...

Registerfile = control logic + SRAM ???
 

nitu

Advanced Member level 4
Joined
Dec 5, 2004
Messages
101
Helped
10
Reputation
20
Reaction score
6
Trophy points
1,298
Location
India
Activity points
858
If you look at the basic component both SRAM (compilers) and Registerfile involve SRAM (memory cell) and logic.
But Registerfile is designed high speed where as in SRAM (compilers) are designed for better area and power also.
Also the range (memory capacity) supported registerfile is much lesser than the range supported by the SRAM.
 

incisive

Member level 4
Joined
Jul 22, 2005
Messages
78
Helped
4
Reputation
8
Reaction score
0
Trophy points
1,286
Activity points
1,798
Sram uses 1-6T cells, gates, according to the technology.
 

mopengfei

Member level 1
Joined
Aug 10, 2004
Messages
41
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
hangzhou of china
Activity points
280
Registerfile
comprise of resgister --such as DFF, flip-flop

but the SRAM
incisive said:
Sram uses 1-6T cells, gates, according to the technology.
the teches is different--
 

leeenghan

Advanced Member level 4
Joined
Dec 28, 2004
Messages
118
Helped
16
Reputation
32
Reaction score
8
Trophy points
1,298
Activity points
1,333
Hi,

Is this question arise from the choice of SRAM memory compiler and registerFile memory compiler?

I did some study sometime back on the different but cannot remember the exact different now. Anyone know the basic different in functionality (not just how it is implementated). One of the different I can remember is related to a register file can have a separate read and write clock, but only one output, but memory will be a full dual-port type... not sure at all now.


Regards,
Eng Han
www.eda-utilities.com
 

stevepre

Member level 4
Joined
May 10, 2001
Messages
78
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
595
RF is asynchrounous read
SRAM is synchronous read

for small stuff, use RF. For larger one, use SRAM.
 

JesseKing

Advanced Member level 4
Joined
Nov 12, 2004
Messages
100
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,298
Activity points
838
incisive said:
Sram uses 1-6T cells, gates, according to the technology.
I don't think the sram cell can be implemented with 1T, it's a DRAM cell.
 

eexuke

Full Member level 4
Joined
Mar 25, 2004
Messages
196
Helped
9
Reputation
18
Reaction score
3
Trophy points
1,298
Activity points
1,934
JesseKing said:
incisive said:
Sram uses 1-6T cells, gates, according to the technology.
I don't think the sram cell can be implemented with 1T, it's a DRAM cell.
I do see 1T-SRAM cells in sony's chip. But at that time 1T-SRAM has some stability problems.I don't know whether it has been improved now.
 

woodyplum

Member level 2
Joined
Feb 12, 2004
Messages
50
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Activity points
294
eexuke said:
JesseKing said:
incisive said:
Sram uses 1-6T cells, gates, according to the technology.
I don't think the sram cell can be implemented with 1T, it's a DRAM cell.
I do see 1T-SRAM cells in sony's chip. But at that time 1T-SRAM has some stability problems.I don't know whether it has been improved now.
how can 1 T implemwnt a SRAM. SRAM should have a loop to maintain the value while DRAM use cap. as i know register array using DFF just for low volume to avoid the area for the RAM decode circuit and some other overhead.
 

clj023

Junior Member level 1
Joined
Oct 9, 2005
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,413
I agree with the second reply.

To same capacity ram:
REG---high speed more area consume
SRAM--- low speed less area consuem

Added after 6 seconds:

I agree with the second reply.

To same capacity ram:
REG---high speed more area consume
SRAM--- low speed less area consume
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top