Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What is the difference between synthesis and physical synthesis?

Status
Not open for further replies.

anoop12

Member level 5
Joined
Nov 29, 2006
Messages
89
Helped
6
Reputation
12
Reaction score
3
Trophy points
1,288
Activity points
1,867
hi ,
can anyone tell what is the difference between synthesis and physical synthesis?
regards
 

verilog2vhdl

Newbie level 6
Joined
Oct 22, 2007
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,350
synthesis

synthesis is conversion of rtl to high level gates
physical synthesis is conversion of high level gates to transistor level logic
 

vamsi_addagada

Full Member level 2
Joined
Jul 5, 2007
Messages
132
Helped
6
Reputation
12
Reaction score
3
Trophy points
1,298
Location
bangalore
Activity points
2,071
synthesis

hi
synthesis is conversion of rtl to high level gates .this is doing in front end designer
physical synthesis is conversion of (netlists)high level gates to transistor level logic.this is doing in backend designer

vamsi
 

pgksg

Newbie level 1
Joined
Jul 4, 2008
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,289
Re: synthesis

I am sorry - I have to disagree with a couple of the answers above.

Physical Synthesis, in the context of ASIC design is the process in which physical layout of gates is considered while performing synthesis. This means that the effect of the location of placement of the gates is considered in making synthesis choices. In normal synthesis, the physical aspect of the layout is not accurately considered, instead an approximation based on wireload models is used.

In FPGAs, physical synthesis is an iterative process which considers placement while making packing & re-synthesis optimizations.

Please see

http://www.fpgajournal.com/articles_2007/20071120_xilinx.htm
 

natg9

Member level 3
Joined
Jul 17, 2008
Messages
56
Helped
7
Reputation
14
Reaction score
0
Trophy points
1,286
Activity points
1,588
Re: synthesis

Chill anoop

what vamsi said is to a lot extent right

synthesis is a front end job
and physical synthesis is a backend job

Synthesis is a simple terms conversion of ur RTL code to Gate level netlist
I hope u know netlist has only the interconnect information

and Physical Synthesis is working from Netlist to Tapeout or Masking information that is given to foundry for manufacturing ur chip

what some ppl are saying about wireload models are absolutely having half knowledge and based on PDFs not actual work

wireload models are based on area and fanout or can say input transition and output load on a Cell which are used to ESTIMATE the delay in pre layout STA as actual placement of cell is not known hence the routing delay is not known which is established in the Physical Synthesis flow

after placement we have actual location of that cell thus we know the actual distance and hence the exact delay is known
now this info is used in Post Layout STA

thats how we have a pre and a post layout STA


THIS IS 200% CORRECT BELIEVE ME
 

karikalan_t79

Full Member level 1
Joined
Oct 20, 2008
Messages
96
Helped
8
Reputation
16
Reaction score
6
Trophy points
1,288
Activity points
1,648
Re: synthesis

please some one provide more answer with clear related tools
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top