Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is the clock jitter and how does it occur?

Status
Not open for further replies.

elec_student

Member level 2
Joined
Nov 21, 2005
Messages
42
Helped
5
Reputation
10
Reaction score
2
Trophy points
1,288
Activity points
1,566
What is clock jitter?? And what are the reasons for its occrrence?
 

cafukarfoo

Full Member level 3
Joined
Jul 25, 2007
Messages
170
Helped
8
Reputation
16
Reaction score
5
Trophy points
1,298
Activity points
2,510
Re: clock jitter

I believe clock jitter is the delay from the output of the clock generated circuit to the port of the clock pad.

So this mean clock jitter is a internal delay within the clock pad which need to be consider by the digital enginner.

To make this statement clearer, clock uncertainty is the different between 2 clock path from the port of the clock pad. Clock uncertainty is external delay from the clock pad and clock jitter is the internal delay within the clock pad.

Hope this help. Thanks.
 

ac123

Newbie level 6
Joined
Jul 23, 2007
Messages
13
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,353
Re: clock jitter

Clock Jitter is the variation in clock period. I dont know the exact reason. I think its due to the error of the clock source (PLL etc..)
 

    V

    Points: 2
    Helpful Answer Positive Rating

nguyennam

Advanced Member level 1
Joined
Sep 6, 2006
Messages
440
Helped
43
Reputation
86
Reaction score
14
Trophy points
1,298
Activity points
4,069
Re: clock jitter

Clock Jitter is the variation in clock period, ac123 is right.

But the reason must be discussed. It may come from the circuit that is not well designed or assembled, or cannot be avoided and must be accepted, then the designer must know it and take it into accounts when designing.

It also may come intentionally. Say, you need to design a alarm digital clock with a very small tolerance in time. So the time must be accurate within a minute, or an hour, a day, a week, a month, etc., but your clock source cannot provide the precise second clock pulse of 1000ms, for example, this pulse is 1010ms. So you have to use this pulse, and then shorten the other pulse so that, for one minute you will get totally 60 second pulse of precise 60s. The sympton of clock period, while must be constant over time, varies within a very short time duration called clock jitter.

nguyennam
 

satyakumar

Full Member level 3
Joined
May 18, 2006
Messages
186
Helped
20
Reputation
40
Reaction score
11
Trophy points
1,298
Location
Bangalore
Activity points
2,411
Re: clock jitter

Hi,

Clock Jitter may come due to some noise in the clock generating circuit, like PLL.
This is more predominant at high frequencies, it even effects setup and hold time violations in some designs which are having critical paths. If we use DLL instead of PLL then we can reduce jitter in clock.

Thanks and regards
Satyakumar
 

santoshl

Junior Member level 2
Joined
Aug 14, 2007
Messages
24
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,283
Activity points
1,427
Re: clock jitter

Hi,
All the above replies are correct. But i would like to clarify things a bit

Clock Uncertainty is of 2 types

1. clock jitter: As every one said its due clock generator and clock distribution network. Its variation in clock arrival time.

2. clock skew: this is solely due to clock logic network and is the difference in clock arrival time at the end points.

Both the wrf to an ideal clock

Hope this clarify things...............for more information check the link

www.acsel-lab.com/Projects/clocking/basics.htm
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top