Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What is test_default_period ? ATE test period or a ATE clock period?

Status
Not open for further replies.

feel_on_on

Full Member level 5
Joined
Apr 29, 2005
Messages
284
Helped
6
Reputation
12
Reaction score
4
Trophy points
1,298
Activity points
3,234
hello
set test_default_period 100

set_dft_signal -view spec -type ScanClock -port myclock -timing [list 45 55]

I want to know if myclock's periold is 100 when ATE generate it ?

What is test_default_period ? ATE test period or a ATE clock period?
 

rameshsuthapalli

Full Member level 3
Joined
Jun 27, 2006
Messages
155
Helped
24
Reputation
48
Reaction score
7
Trophy points
1,298
Location
bangalore,india
Activity points
2,129
about DFT concept?

Hi,

upto my knowledge the ate will genrate clock with 100 period but the duty cycle is 10%(as u specified).

regards,
ramesh.s
 

cheelgo

Member level 5
Joined
Nov 23, 2004
Messages
82
Helped
4
Reputation
8
Reaction score
1
Trophy points
1,288
Activity points
488
about DFT concept?

as far as I know, it is scan clock period
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top