A post layout simulation is usually done to verify the design actually works after the layout. After layout, we notice some important parasitics.,like in a wire, noise injection in the substrate, the actual matching and the actual component values.
So, you extract the netlist from the layout(in some cases, get the RC extracted netlist) and then run the simulations. In this way, you are more guaranteed that your design works in Silicon
I hope it helps........