Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is Post-layout simulation??

Status
Not open for further replies.

Vamsi Mocherla

Advanced Member level 1
Joined
Sep 6, 2004
Messages
469
Helped
72
Reputation
144
Reaction score
11
Trophy points
1,298
Activity points
5,136
A post layout simulation is usually done to verify the design actually works after the layout. After layout, we notice some important parasitics.,like in a wire, noise injection in the substrate, the actual matching and the actual component values.

So, you extract the netlist from the layout(in some cases, get the RC extracted netlist) and then run the simulations. In this way, you are more guaranteed that your design works in Silicon

I hope it helps........
 

ccw27

Full Member level 5
Joined
Oct 13, 2004
Messages
267
Helped
14
Reputation
28
Reaction score
6
Trophy points
1,298
Activity points
2,558
Though I believe the RC extraction is calibrated for under 1MHz or so in most foundries. So for high speed circuit even with RC extraction the simulation may be way off the measured result. But it is nevertheless a good verification. So overdesign is a must !
 

mr_chip

Member level 3
Joined
Mar 4, 2005
Messages
65
Helped
5
Reputation
10
Reaction score
2
Trophy points
1,288
Activity points
1,822
2 ccw27:
You are wrong that RC extraction is only for <1MHz
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top