Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

what is "delay_mode_unit" for ncverilog?

Status
Not open for further replies.

quan228228

Full Member level 4
Joined
Mar 23, 2006
Messages
196
Helped
16
Reputation
32
Reaction score
3
Trophy points
1,298
Activity points
2,571
+delay_mode_unit

what is "delay_mode_unit" for ncverilog tool?

Could you give me an example?


thanks!

David
 

avimit

Banned
Joined
Nov 16, 2005
Messages
413
Helped
91
Reputation
182
Reaction score
23
Trophy points
1,298
Location
Fleet, UK
Activity points
0
nc verilog timescale

When applied, all the delays anywhere in your design, such as cell delays in netlist are set to unity. It is used while running nelist sims, to just make them faster.
Kr,
Avi
http://www.vlsiip.com
 

avimit

Banned
Joined
Nov 16, 2005
Messages
413
Helped
91
Reputation
182
Reaction score
23
Trophy points
1,298
Location
Fleet, UK
Activity points
0
delay_mode_unit ncverilog

unity means 1. So all your delays throught the design are set to 1 ps or ns or whatever your timescale is
 

    quan228228

    points: 2
    Helpful Answer Positive Rating

quan228228

Full Member level 4
Joined
Mar 23, 2006
Messages
196
Helped
16
Reputation
32
Reaction score
3
Trophy points
1,298
Activity points
2,571
ncverilog no delay

avimit said:
unity means 1. So all your delays throught the design are set to 1 ps or ns or whatever your timescale is
for example;

timescale 1ns/1ps

assign #3 a = b&c;

after adding option "delay_mode_unit", the NC-VERILOG tool assume that the delay value is 1 ns, not 3 ns. right?

David
 

beta0

Member level 5
Joined
Nov 24, 2003
Messages
88
Helped
7
Reputation
14
Reaction score
2
Trophy points
1,288
Activity points
393
ncsim assign # delay mode

quan228228 said:
avimit said:
unity means 1. So all your delays throught the design are set to 1 ps or ns or whatever your timescale is
for example;

timescale 1ns/1ps

assign #3 a = b&c;

after adding option "delay_mode_unit", the NC-VERILOG tool assume that the delay value is 1 ns, not 3 ns. right?

David
no, delay mode is used for cell delay
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top