Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: what is cell delay?and cell delay depends upon what para
As per i know
Total delay or path delay = Cell delay + Net delay
“Net Delay” refers to the total time needed to charge or discharge all the
parasitics of a given net
Total net parasitics are affected by
The delay of a cell is affected by:
The input transition time (or slew rate)
The total load “seen” by the output transistors
Net capacitance and “downstream” pin capacitances
These will affect how quickly the input and output
transistors can “switch”.