Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is a Frequency Doubler?

Status
Not open for further replies.

wadaye

Full Member level 4
Joined
Jun 18, 2004
Messages
213
Helped
12
Reputation
24
Reaction score
2
Trophy points
1,298
Activity points
1,906
clock frequency doubler

Hi kumar_eee,

Normally that is means a PLL, it's analog domain. You can find basic theory of PLL in many analog design book!
 

hr_rezaee

Advanced Member level 3
Joined
Oct 6, 2004
Messages
751
Helped
109
Reputation
218
Reaction score
24
Trophy points
1,298
Location
Iran-Mashhad
Activity points
4,025
Frequency Doubler

freq.doublr is a device that output freq is double of input freq.
use PLL and a freq devider to have a freq.doublr
 

Davood Amerion

Advanced Member level 2
Joined
Mar 1, 2005
Messages
584
Helped
116
Reputation
232
Reaction score
24
Trophy points
1,298
Location
Persia
Activity points
6,345
Frequency Doubler

use INVerter gates to delay clock and connect original clock and delayed clock to inputs of XOR.
at XOR output you have frequency which is twice of input frequency.
 

electronics_kumar

Advanced Member level 2
Joined
Nov 29, 2004
Messages
659
Helped
34
Reputation
68
Reaction score
9
Trophy points
1,298
Location
Tamilnadu
Activity points
5,552
Re: Frequency Doubler

Davood Amerion said:
use INVerter gates to delay clock and connect original clock and delayed clock to inputs of XOR.
at XOR output you have frequency which is twice of input frequency.

WE WILL GET ONLY A SINGLE dc SIGNAL..I'M RIGHT
 

kumar_eee

Advanced Member level 3
Joined
Sep 22, 2004
Messages
814
Helped
139
Reputation
276
Reaction score
113
Trophy points
1,323
Location
Bangalore,India
Activity points
4,676
Re: Frequency Doubler

Hi Davood Amerion,
U r correct.... Just now I got it...

Thanks,

K.Kumar
 

Matrix_YL

Advanced Member level 4
Joined
Aug 19, 2005
Messages
108
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,298
Activity points
2,272
Frequency Doubler

hi all

your means like this
Code:
module double ( clk, clkout);
input       clk;
output     clkout;
wire        inv_clk;

assign    inv_clk=~clk;
assign    clkout =inv_clk ^clk;

endmodule

why I get a low level (0) signal? XST synthesised it as a ground .
Or maybe I misunderstood your method ?
 

Davood Amerion

Advanced Member level 2
Joined
Mar 1, 2005
Messages
584
Helped
116
Reputation
232
Reaction score
24
Trophy points
1,298
Location
Persia
Activity points
6,345
Frequency Doubler

in your code ~CLK not delayed.
it must delayed and xored with clk.
 

echo47

Advanced Member level 5
Joined
Apr 7, 2002
Messages
3,942
Helped
638
Reputation
1,274
Reaction score
89
Trophy points
1,328
Location
USA
Activity points
33,176
Frequency Doubler

Matrix_YL, your code logically simplifies to just a zero. You can apply the KEEP constraint to inv_clk to prevent it from being optimized away. See this similar example:


However, I don't recommend relying on gate delays in FPGAs. Shortcuts like that may come back to haunt you someday. In this case, it is much better to use a frequency multiplier provided by the FPGA, such as the Xilinx DCM block.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top