Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What happens with clock hasn't got sensitivity list while modelling a flip flop?

Status
Not open for further replies.
S

shivams

Junior Member level 1
Joined
Feb 13, 2010
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
pune
Activity points
1,361
what if we dont give clock in the sensitivity list of a process while modelling a flip flop?
 

process

All signals you read must be included in the sensitivity list, if you read the clock signal, then it must be in the sensitivity list or you get a latch.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top