Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What exactly is the clock jitter?

Status
Not open for further replies.

Anil Rana

Junior Member level 1
Joined
Jun 24, 2005
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,478
highfrequencyelectronics.com jitter part 2

hi
i am new to digital design.can anybody explain me what exactly is clock jitter?
 

xuxia

Junior Member level 1
Joined
Dec 19, 2002
Messages
19
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
138
highfrequencyelectronics.com jitter part 2

difference between real clock and ideal.
 

    Anil Rana

    Points: 2
    Helpful Answer Positive Rating

xiongdh

Member level 4
Joined
Jul 18, 2002
Messages
76
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Location
china mainland
Activity points
682
clock jitter?

I think
The actual clock is not an ideal clock, it's period is not the same all the time.clock jitter represent the uncertainty of the actual clock frequency.
 

    Anil Rana

    Points: 2
    Helpful Answer Positive Rating

dBUGGER

Advanced Member level 4
Joined
Apr 18, 2005
Messages
108
Helped
13
Reputation
26
Reaction score
1
Trophy points
1,298
Location
Milky Way
Activity points
2,430
clock jitter?

jitter is the basically the non-ideal behavior of clock signal. Due to some noise or voltage fluctuations the clock edge may not align edge after edge. This random behavior is called jitter. This should be added to the worst case delay calculations.
Best Regards,
 

    Anil Rana

    Points: 2
    Helpful Answer Positive Rating

nittinsharma80

Member level 5
Joined
Apr 11, 2005
Messages
93
Helped
11
Reputation
22
Reaction score
2
Trophy points
1,288
Location
INDIA
Activity points
2,337
Re: clock jitter?

Hi
Because of certain noisy conditions, the clock time period may get increased/decreased from cycle to cycle.
and Jitter represents the variations in the clock width.
 

arunragavan

Advanced Member level 1
Joined
Jul 1, 2004
Messages
417
Helped
30
Reputation
60
Reaction score
9
Trophy points
1,298
Location
India
Activity points
5,028
Re: clock jitter?

well clock jitter is basically a temporal variation in the clock pulse arrival time.. clock skew and jitter are two very important factors which determine the arrival of the global clock pulse with respect to the locally clocked domains!

u can never eliminate the skew. but u can only reduce the clock skew/jitter in a circuit!

with regards,
 

    Anil Rana

    Points: 2
    Helpful Answer Positive Rating

silencer3

Advanced Member level 4
Joined
Jun 3, 2003
Messages
112
Helped
17
Reputation
34
Reaction score
11
Trophy points
1,298
Activity points
1,057
clock jitter?

while considering PLL jitter for setting uncertainty, consider only the cycle-to-cycle jitter only not the period jitter
 

Sparc

Member level 5
Joined
Apr 11, 2005
Messages
90
Helped
16
Reputation
32
Reaction score
2
Trophy points
1,288
Location
out of reach..
Activity points
2,295
Re: clock jitter?

I want to add something to arunragavan's answer which i hope can further clarify Skew & Jitter:
Skew: Spatial variation in clock arrival times. It is the variation, when "same" clock edge is seen by two "different" FFs.
Jitter: Temporal variation in clock arrival times. It is the variation, when two "successive" clock edges are seen by the "same" FF.

Regards,
 

eeeraghu

Full Member level 4
Joined
Jun 3, 2005
Messages
222
Helped
26
Reputation
50
Reaction score
9
Trophy points
1,298
Activity points
3,384
Re: clock jitter?

For example, assume that the clk signal has a freq of 1 MHZ,
In ideal environment each clock edge from outside the world would arrive exactly at the time required one millionth of a secnd after its predecessor,

In the real world, however clk edges may arrive early or late a bit -- this would be the jitter.

The FPGA clock manager can be used to detect and correct this kind of jitter and to provide clean daughter clock signals from the device.

regards
raghu
 

barkha

Advanced Member level 4
Joined
Aug 8, 2005
Messages
114
Helped
21
Reputation
42
Reaction score
10
Trophy points
1,298
Location
India
Activity points
2,576
Re: clock jitter?

Jitter is “the short-term variations of a signal with respect to its ideal position in time.”
Clock jitter is the variation in timing of a critical instant in a periodic waveform with respect to a jitter free reference.
Might be below link will be useful -
https://www.pericom.com/pdf/applications/AB037.pdf
 

funster

Full Member level 4
Joined
Jun 30, 2005
Messages
233
Helped
19
Reputation
38
Reaction score
4
Trophy points
1,298
Activity points
2,742
Re: clock jitter?

clock jitter is clock edge's random variation relate to ideal position,

and usually is cause by power supply noise and crosstalk from neighbour

signal lines.

best regards




Anil Rana said:
hi
i am new to digital design.can anybody explain me what exactly is clock jitter?
 

rakko

Full Member level 4
Joined
Jun 1, 2001
Messages
233
Helped
10
Reputation
20
Reaction score
6
Trophy points
1,298
Location
mozambic
Activity points
2,065
Re: clock jitter?

And usually what causes jitter in silicon are:

1- turn on and turn off time of transistors are not perfect due to process/voltage/temprature variations. All these variation will cause the same transistor to turn on or off differently each time and that will cause jitter.

2- Noise in general is a main contributor to jitter. noise due to power line varations, transistor switching activities across the die which causes cross-talk and cross talk induces unwanted noise into transistor which in turn effects their normal operation and this translates to clock-to-data jitter.
 

SkyHigh

Advanced Member level 1
Joined
Jan 13, 2005
Messages
432
Helped
79
Reputation
158
Reaction score
27
Trophy points
1,308
Activity points
7,319
Re: clock jitter?

I see some understood jitter whereas some confused jitter with skew. Haha!

Jitter - A random or temporal variation of clock phase, not arrival time. Main causes of jitter are (1) crosstalks, (2)EMI from largely from power transience and RF signals, (2) internally from common-mode and differential-mode variation. Due to the random characteristic nature of the jitter sources, jitter is random or temporal. PLL can only minimise jitter, at the expense of some drawbacks (which I am not going to tell more).

PhD (Imperial College)
 

rebel

Junior Member level 2
Joined
Aug 18, 2005
Messages
24
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,281
Location
india
Activity points
1,523
clock jitter?

it is basically the variation in the period of clock, sow while calculating the max operating case, take the worst case.
 

zinger

Newbie level 4
Joined
Feb 25, 2004
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
40
Re: clock jitter?

There are three types of clock jitter: first one is :long-term jitter, the 2nd is : period jitter, the 3rd one is : cycle-to-cycle jitter. all of these three type of jitter are presentation of clcok phase noise. Just like "Distance","Speed",and"Velocity"!
 

ee_joe

Newbie level 6
Joined
Oct 8, 2005
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,383
Re: clock jitter?

what's the effect caused by clock jitter and clock skew??is there any difference?

best regards!
 

buenos

Advanced Member level 3
Joined
Oct 24, 2005
Messages
957
Helped
40
Reputation
82
Reaction score
21
Trophy points
1,298
Location
Sunnyvale, California, USA
Activity points
9,084
clock jitter?

for example. clock to data skew, is the arrival time difference, between the clock signal, and the data signal, from the uP to the memory. you should to control this, in layout design or floorplanning. it shouldn't be too much. there are thresholds.
maybe the memory gets the clock rising edge, and the it thinks, that it can sample the data lines. but the data lines aren't reade in that time moment, because of the skew.

normal clock skew, as i know, is the arrival difference of the same clock signal, to the different memory modules. in synchron systems (sdram) you should to hold this difference between thresholds.

pin skew: some processors doesn't like that they get a far-non-50% clk signal. maybe because of internal pipelining, or multiphase processing.

see memory/processor datasheets, memory bus specifications...
agilent has wery helpful papers about that. and the fairchild's backplane design guide is also helpful.

you should do timing analyses, to inspect them, and should control them in design stage.

these things are depending on noise, pcb line length, earlier databits(isi), unbalanced load of clock lines ...

maybe i wrote incorrect things?
 

beckchm

Banned
Joined
Nov 13, 2005
Messages
191
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,298
Activity points
0
Re: clock jitter?

Because of noisy effect, the actual clock is different from the ideal clock .
 

mkbtam

Newbie level 6
Joined
Dec 29, 2005
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,361
Re: clock jitter?

These are some good articles for understanding jitter.
 

elcielo

Full Member level 6
Joined
Jun 13, 2002
Messages
383
Helped
15
Reputation
30
Reaction score
8
Trophy points
1,298
Activity points
3,250
Re: clock jitter?

Jitter—Understanding it, Measuring It, Eliminating It
Part 1: Jitter Fundamentals
https://www.highfrequencyelectronics.com/Archives/Apr04/HFE0404_Hancock.pdf

Jitter—Understanding it, Measuring It, Eliminating It
Part 2: Jitter Measurements
https://www.highfrequencyelectronics.com/Archives/May04/HFE0504_Hancock2.pdf

Jitter—Understanding it, Measuring It, Eliminating It;
Part 3: Causes of Jitter
https://www.highfrequencyelectronics.com/Archives/Jun04/HFE0604_Hancock3.pdf

Understanding Jitter
**broken link removed**
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top