Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What exactly is done in floor planning and padding?

Status
Not open for further replies.

vlsi_fanatic

Junior Member level 1
Joined
Aug 14, 2004
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
174
floor planning

hi,
can anyone explain me what exactly is done in floor planning and padding.

thanks
 

blueant

Member level 1
Joined
Jul 24, 2004
Messages
34
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
248
floor planning

floor planning = define chip size & place IO/PAD & place block

is right?
 

zhangpengyu

Full Member level 3
Joined
Jun 28, 2004
Messages
172
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,298
Activity points
1,164
floor planning

It involves physical placement of cells and clock tree synthesis.
 

masai_mara

Advanced Member level 4
Joined
Aug 13, 2004
Messages
118
Helped
8
Reputation
14
Reaction score
2
Trophy points
1,298
Activity points
1,426
Re: floor planning

Floor planning is as it says planning you design placement on the floor of the device. Say like where you want your memory to go; your sub block of logics to occupy which parts of the floor so that you get the required timing in the end.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top