Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What does this verilog code synthesize to ?

Status
Not open for further replies.

KaptainBug

Newbie level 6
Joined
Feb 13, 2014
Messages
11
Helped
1
Reputation
2
Reaction score
1
Trophy points
3
Activity points
0
Code:
always @ (posedge IN1 or posedge IN2)
  begin
    if IN1
      Y = 0
    elsif IN3
      Y = IN4
    else
      Y = Y
  end

Please ignore any syntax errors.

Few questions

a. Is this a combinational or sequential circuit ?
b. IN3 is not in sensitivity list. So is this asynchronous input ?
c. What are the factors which determine the circuit is sequential other than the clock signal ?

Can you please point me to some websites/lectures for more on synthesis questions.

Thank you.
 
Last edited:

ads-ee

Super Moderator
Staff member
Joined
Sep 10, 2013
Messages
7,820
Helped
1,811
Reputation
3,632
Reaction score
1,772
Trophy points
1,393
Location
USA
Activity points
59,028
disregarding your elsif syntax error in verilog (hint use syntax=verilog tag to show keywords). The posedge IN2 is treated like a clock and posedge IN1 is a async reset. As you are using blocking statements in what is coded as a clocked always block you will likely have a synthesis mismatch.

Qb: IN3 & IN4 aren't in the list as the always block is coded as a synchronous always block. Maybe you should just perform a search on "verilog tutorial"

Qc: using posedge is a good indication.
 

KaptainBug

Newbie level 6
Joined
Feb 13, 2014
Messages
11
Helped
1
Reputation
2
Reaction score
1
Trophy points
3
Activity points
0
Thank you. This is an interview question. I got your explanation on IN1 and IN2 but not clear on IN3. How is IN3 treated ?

In general, what happens to a signal whenever its inside always statement and not included in sensitivity list ?
 

mrflibble

Advanced Member level 5
Joined
Apr 19, 2010
Messages
2,724
Helped
679
Reputation
1,360
Reaction score
651
Trophy points
1,393
Activity points
19,551
For a couple of useful papers on the subject, google this: sutherland verilog sensitivity list
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top