Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

what does pipeline #(20) IFIDpipeline mean in verilog?

Status
Not open for further replies.

yushionly

Junior Member level 2
Joined
Dec 11, 2010
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,407
hi,i am a newer in verilog,i read this code but do not know the meaning.
what does pipeline #(20) IFIDpipeline mean in verilog? while pipeline is a module i have defined,then what does "#(20) " mean? is it a time delay? Thanks
 

lostinxlation

Advanced Member level 3
Joined
Aug 19, 2010
Messages
701
Helped
197
Reputation
394
Reaction score
184
Trophy points
1,323
Location
San Jose area
Activity points
5,051
It's passing the value (20 in this case) to the parameter defined in IFIDpipeline.
Search verilog parameterized on google and you can find a lot of examples.
 

yushionly

Junior Member level 2
Joined
Dec 11, 2010
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,407
It's passing the value (20 in this case) to the parameter defined in IFIDpipeline.
Search verilog parameterized on google and you can find a lot of examples.
Thank you very much!!
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top