Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What does latch up mean?

Status
Not open for further replies.
Re: latch up?

latchup in MOSFET means the formation of a parasitic pnpn thyristor type formation which leads to a short circuit path between the supplies and ultimately leading to the destruction of the MOS device.....
 

Re: latch up?

it is when the body terminal is given forward biased with respect to the source terminal it leads to current flow which acts similar to the gate current of a thyristor leading to latchup which means a lot of current flow....ultimately it damages the device...
 

Re: latch up?

generation of a low impedance path in CMOS chip between power supply & ground due to interaction of the parasitic pnp and npn bi-polar transistors.

thses BJT form a silicon -controlled scr rectifier with+ve feedback & virtually short the power rail to ground this causes high current .the device i will permanently damaged .


there are some solution to solve the latchup promblem

keeping gardring.
 

latch up?

Hi sachinmaheshwari,

Principles of CMOS VLSI Design, Third Edition, Neil H. E. Weste and David Harris, Addison Wesley, 2004.

in this book the explanation is very good
 

Re: latch up?

hope this help ..
 

Attachments

  • slya014a_1972.pdf
    151.7 KB · Views: 70

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top