Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What does a doped silicon layer mean?

Status
Not open for further replies.

hrkhari

Full Member level 4
Joined
Mar 4, 2004
Messages
223
Helped
6
Reputation
12
Reaction score
3
Trophy points
1,298
Activity points
2,250
Hi Guys:

I came across this statement while going through a Journal:

The advantage of using doped silicon layer for shield versus one of the closer metal layers is that the capacitance is less and the characteristic impedance higher.

What does it mean by doped silicon layer in this context?. Can anyone explain using an example of this layer?. Thanks in advance

Rgds
 

Re: Doped silicon layer

Doped Silicon layer is basically a layer of Silicon doped with impurities such as Phosphor or Boron by Ion Implantation or Diffusion to improve the electrical properties such as conductivity and permittivity.

In your case that compares a metal with doped Silicon, this doped Silicon is probably doped PolySilicon or doped Poly-Si used in gate interconnect which is usually doped by impurities to improve conductivity and reduce permittivity to achieve low-k, thus low capacitance.

Characteristic impedance being higher? Are you sure? I seriously don't think so. Characteristic impedance is not a physical quantity to be quantified by length or material variables.

However with the introduction of doped Poly-Si instead of metal, sheet resistance is reduced due to improved conductivity, sheet capacitance is reduced due to reduced permittivity, thus the impedance over a unit length of interconnect is reduced, thus dissipates less power.
 

    hrkhari

    Points: 2
    Helpful Answer Positive Rating
Re: Doped silicon layer

It might also mean that the main silicon is further away than another metal layer. This will reduce the capacitance to the shield layer.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top