Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What you mean by Model files in Analog IC Design

Status
Not open for further replies.

hioyo

Advanced Member level 4
Joined
Aug 18, 2021
Messages
116
Helped
0
Reputation
0
Reaction score
2
Trophy points
18
Activity points
899
Dear Team,

May i know what you mean by Model files in analog IC design

What and all information we will get from it.

I know we will get channel length(L).
Will we get width also?
 

No, the geometry information is attached to the schematic
instances or embedded in the device's netlist line. The
"model files" contain (duh) models that some simulator
will use, with per-instance geometry properties, to emulate
the specific device's behavior, comprehending geom, "make"
(process, mismatch), temperature to deliver the electrical
response to electrical stimuli.

Often in modern PDKs there is much code and "bundling",
with eventual model numerical values difficult or impractical
to evaluate on text alone. Some simulators will deliver you
a model-card for a device, with hard numbers for the params.
This, along with the .op report, tells you a lot about both the
specific device and the process.

From the models you'd pick off things like VT, Tox, area-,
width- and periphery-scaled junction and region attributes.
From the netlist you'd pick up L, W, NF, M and of course
a pointer to -which- model.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top