what do you mean by very high speed in VHDL????

Status
Not open for further replies.
A

abhi_459

Member level 3
Joined
Jan 22, 2006
Messages
57
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Location
chd india
Activity points
1,644
what do u mean by vhdl

what do you mean by Very High Speed in VHDL...what does basically it means.....is it realeted to propagation delay?????? kindly suggest me......
 

Hi,

"very high speed" in VHDL is more of a advertising term. VHDL is just the language ans has nothing to do with real timing parameters of your target. So it VHDL is not fast than Verilog, SystemC or others, if you have thought about this.
Proporgation delay is a parameter of the target (FPGa, CPL, ASIC,...) itself. the maximum speed of a design is determined in the place-and-route process of your design tool.

Best regards,
magixD
 
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…