Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What are the layout techniques used?

Status
Not open for further replies.

ryusgnal

Advanced Member level 4
Joined
Oct 4, 2005
Messages
102
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,298
Location
Malaysia
Activity points
1,992
Besides Multifinger, Common Centroid guard ring and dummy transistor, what is another techniques that I have to apply to get a good layout?

Thanks for any reply.
 

Re: Layout Techniques

try to orient all transistors in one direction...
 

Re: Layout Techniques

Well the question is what do you mean "a good layout".

I.E. if we talk about baseband layout design then almost throughing devices is a good layout ( not exactly ) but you get the meaning).

A good practice is to go above the minimum of technology ~20%. I.e if you have M1 with min width=0.28u then in order to avoid malfunction in real world it is good to use 0.4u and keep this in all layouts as minimum.

Another generic good practice is to use more than two contacts from layer to layer, using also the technology recomndation of sourounding metal pads.

But is this topic a sum up of generic terms for layout or is there a specific request?

D.
 

    ryusgnal

    Points: 2
    Helpful Answer Positive Rating
Layout Techniques

to better benefit on how to have a good layout...first you need lots of experience in terms of reading materials in good layout practice..and more hands-on self-paced or at work experience...i would recommend reading IC Layout basic and IC Layout essentila by saint & saint.

good luck
 

Re: Layout Techniques

Make your layout good-looking. A good-looking layout must be a good layout. For example, symmetery is beautiful, right? :)
 

Re: Layout Techniques

try to place them as near as possible so that it will require minimum wiring. as we know that metals have resistance and parasitic capacitance with the substrate or with any other layers. long wirings will increase time delay equal to RC.
 

Re: Layout Techniques

hi
avoid the high freequency lines routing closer & parallel to long distances
 

Re: Layout Techniques

try to add contacts or taps as many as possible to your well to prevent latch-up
 

Layout Techniques

EMC/EMI is also a importance aspect for IC layout.
Antenna effect, large current path, ESD, seal ring, noise also need special attentions.
 

Re: Layout Techniques

Apart the HV devices from LV devices.
Make the connection simple.
 

Re: Layout Techniques

Before starting any layout, make sure you come up with a good placement of the devices.Take into consideration routing according to the functionality of your design.Proper placement will save a lot of time :)
 

Re: Layout Techniques

PLI Layouts must also be used
 

Re: Layout Techniques

alecsander said:
PLI Layouts must also be used
What's the meaning of PLI?
 

Layout Techniques

and you can use shielding for some of the key singals.

seperate the analog VCC/VSS to the digital VCC/VSS
 

Re: Layout Techniques

Hi joskin.

PLI is for Photo Lithographically Invariant, and this type of layout is better than mirrored or stepped ones, because it looks the same no matter how you turn them. This has a limitation for the very small devices, where you must use stepping.

Bye
 

Layout Techniques

try to minimize your metal layer. because your contact create resistance and noise. Try to locate all your cell smartly and do the floor plan before start your layout,,
Its very important.
 

Re: Layout Techniques

After All nowadays DFM is the one which we need worry about...Try to implement DFM guidelines provided by Foundry .
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top