Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
When u ask this question, it means you're a begineer. As a begineer, basically, ppl will ask you some of the questions below. (I was being interviewed long time ago as a IC layout designer)
(1) CMOS technology process fabrication. Maybe BIPOLAR depending on your company
(2) Device matching, either transistor, resistor or capacitor
(3) Device characteristics across temperature, like what's the sign for n+ resistor, p+ resistor.. sth like that
(4) Unix programming knowledge as most of the layout work now is an automatic job written by scripts
Above are basic layout questions. If you can tackle well the above four topics, I am sure you can have good chance.
As an intermediate engineer, you need some more
(1) Floorplanning skills, meaning how you partition the analog blocks wisely and whole chip wisely. It's big topic.
(2) Effects that affect device performance, like antenna effect, EMI, EMC, device mismatch, IR drop, Crosstalk, Signal integrity.. Again, big topic
(3) Project tape-out experience and your flow. We talk about REAL flow, instead of flow from university. University flow tends to be much simpler than flows in company. Don't just say DRC/LVS pass and you are done.. No.. you are dead..
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.