Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Clock buffers are badly needed in a processor, because the clock spreads all over the processor chip and has to enable every part of the chip.So buffering is needed to boost up the signal and make it to supply the clock signal to every part..
Signal buffers are rarely used for boosting up, because they pass through flops, where they get regenerated. they are used for introducing delays and acquiring inputs from pheripherals..
Generally there are separate entity in the library are there like CLKBUF and CLKINV
In 65nm liberary there is not any entity like CLKBUF or CLKINV so could anybody tell me which buffer of inverter should we use for clock tree
Why clock buffer should have same rise and fall time , how will it affect timing ?
According my understanding, same rise and fall time will help in keeping the clock plus symmetric properties. As we know clock is most import part and we don't like change properties. (rise and falling edged rates.)