Ways to code an FSM in VHDL/Verilog

Status
Not open for further replies.

vipulsinha

Member level 2
Joined
Nov 9, 2005
Messages
44
Helped
4
Reputation
8
Reaction score
0
Trophy points
1,286
Activity points
1,661
Hi All

Sometime Back i read a comprehensive paper that described about 10 Best ways to code an FSM in Verilog and VHDL for time /Area Or both.

It is like 3 Process/ 4 Process/Huffman style coding ..

I forgot the name of the paper or the chapter or book.

Anyone has similar document pls upload it .

Thanks in advance

Vipul
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…