Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Designing a 2-bit comparator using FSM

Status
Not open for further replies.

quocviet19501

Newbie level 6
Newbie level 6
Joined
Aug 21, 2023
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
119
Hi all, thank for reading my thread.
I have a project that requires a comparator to compare the original data from pattern generation block (TX data) with the data after processed (RX data).

The comparator should assert FLAG as follow:
0b00, 0b11: Prohibited. End of program & assert error & done.
0b10: Passing result. Saving Data, then JUMP to the next address.
0b01: Failing result. go back to resetup data.

If you have any hint, idea, or example, please share it with me.
I appreciate and thank you for paying attention.
 

could you possibly give us LESS information?

Nobody has any idea what you are talking about. ”JUMP to the next address”? What address?
”resetup data” ??

What’s your system? what’s your data? language?
 

could you possibly give us LESS information?

Nobody has any idea what you are talking about. ”JUMP to the next address”? What address?
”resetup data” ??

What’s your system? what’s your data? language? thank you, I have done it
could you possibly give us LESS information?

Nobody has any idea what you are talking about. ”JUMP to the next address”? What address?
”resetup data” ??

What’s your system? what’s your data? language?
thank you for repling, I think I had found the answer
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top