wats latch up in case of nwell cmos

Status
Not open for further replies.
Go to the following link.
You will find useful information



regards
 

latch up means there is a positive feedback has been occured.Most time latch up means thatthere is a PNPN structure which has been triggered and then there is big current flow from VDD, the chip will be brocken
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…