Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

wats latch up in case of nwell cmos

Status
Not open for further replies.

layout_designer

Member level 5
Joined
Jan 9, 2006
Messages
87
Helped
14
Reputation
28
Reaction score
6
Trophy points
1,288
Activity points
1,869
Go to the following link.
You will find useful information



regards
 

zkkbmy

Newbie level 6
Joined
Aug 15, 2005
Messages
12
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,384
latch up means there is a positive feedback has been occured.Most time latch up means thatthere is a PNPN structure which has been triggered and then there is big current flow from VDD, the chip will be brocken
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top