Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
latch up means there is a positive feedback has been occured.Most time latch up means thatthere is a PNPN structure which has been triggered and then there is big current flow from VDD, the chip will be brocken