Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

want to know how to convert verilog netlist to spice netlist

Status
Not open for further replies.

likun0427

Newbie level 2
Joined
Feb 8, 2006
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,296
verilog spice translator

spice netlist is required when using powermill(synopsys) to analyze power of the chip.
in Calibre, one command v2lvs is one way.
in panda, one command ver2cdl is another way to convert.

but, top module of the verilog netlist includes some IP which has no spice.

thanks for your suggestion!
 

zhustudio

Advanced Member level 4
Joined
Jul 15, 2002
Messages
102
Helped
8
Reputation
16
Reaction score
2
Trophy points
1,298
Location
China
Activity points
1,049
verilog to spice

nettran in Hercules is another verilog to spice translator. You can merge the IP's CDL to the whole netlist. Or you can use nanosim to analyze the power.
 

tariq786

Advanced Member level 2
Joined
Feb 24, 2004
Messages
562
Helped
67
Reputation
132
Reaction score
51
Trophy points
1,308
Location
USA
Activity points
3,042
if your code is RTL, you can use a PERL or PYTHON script to do the translation yourself. Its not that hard.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top