Non AMP

want to convert vhdl to verilog, code must be synthesisable

Thread starter afouladi86
Start date Jun 5, 2009

Status: Not open for further replies.

Jun 5, 2009

#1

A

afouladi86

Junior Member level 2

vhdl to verilog convert

I want to convert this vhdl code to verilog but the code must be Synthesisable.
I need your help.

thanks all

Jun 23, 2009

#2

Firas

Junior Member level 3

Re: convert vhdl to verilog

Hello afouladi86,

This topic can help you:

Don't forget to push "helped me".

Thanks.

Firas.

Status: Not open for further replies.

Similar threads

N
Add EMIF IP to VHDL code
- Started by nelky22
- Mar 16, 2024
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
K
explanation of how to translate C code into verilog
- Started by keikaku
- Mar 5, 2024
- Replies: 10
PLD, SPLD, GAL, CPLD, FPGA Design
R
[SOLVED] VHDL code "skip" a line in write procedure
- Started by Raeiu
- Jan 19, 2024
- Replies: 8
PLD, SPLD, GAL, CPLD, FPGA Design
A
How can I run verilog code with data at a specific time in the past?
- Started by alexis57
- Jan 28, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
L
Delay Line Time To digital Converter
- Started by Lizwi
- Mar 3, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design