weng
Member level 1

Hi,
I face some problems in designing a full CMOS SRAM cell:
1. The choose of W/L ratio
The W/L of the back-to-back inverters should be the same? I saw this in somewhere. I was confuse by that because in a latch, the forward inverter should be stronger than the feedback inverter...
The Wordline transistor should have smaller W/L compare to back-to-back inverter?
How bout the Bitline transistor?
2. Why there is a need of weak pull-up transistor?
I face some problems in designing a full CMOS SRAM cell:
1. The choose of W/L ratio
The W/L of the back-to-back inverters should be the same? I saw this in somewhere. I was confuse by that because in a latch, the forward inverter should be stronger than the feedback inverter...
The Wordline transistor should have smaller W/L compare to back-to-back inverter?
How bout the Bitline transistor?
2. Why there is a need of weak pull-up transistor?