Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Voltage Doubler using cmos (analog integrated circuits)

Status
Not open for further replies.

rhonny90

Newbie level 1
Joined
Dec 5, 2017
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
14
Voltage Doubler using cmos(analog integrated circuits)

I need to design a voltage doubler using cmos. Input voltage being 3.3 volts and output must be greater or equal to 6 v.

Output resistance=100kohms
output resistance=1uF
180 nm cmos technology
max efficiency
and
low layout area

I want to use opamp for this topic but i am unable to find any circuit related to it.
any help will be appreciated.
 

d123

Advanced Member level 5
Joined
Jun 7, 2015
Messages
2,007
Helped
446
Reputation
894
Reaction score
439
Trophy points
83
Activity points
20,474
Re: Voltage Doubler using cmos(analog integrated circuits)

Hi,

Don't know about that, I don't recollect op amp versions. In my ignorance, at its simplest, the diode and capacitor version isn't workable in CMOS? Or why not consider copying the concept behind the flying capacitor one with four switches.

Maybe you can make use of something in the rar file, it's an assortment of charge pump related pdfs, some of them/a few are specifically about CMOS charge pumps.

Hope anything in there is useful for you.

View attachment Charge Pumps.rar
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top