Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] VHDL: Unknown post implementation behavior of signed fixed defined signals

Status
Not open for further replies.
As ads-ee said, the FPGA JTAG pins must be connected to the programming header. Then all required actions can be performed by this interface, debugging as well as EPCS programming
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top