carrot
Full Member level 3
- Joined
- Feb 23, 2004
- Messages
- 182
- Helped
- 9
- Reputation
- 18
- Reaction score
- 4
- Trophy points
- 1,298
- Location
- Bangalore, India
- Activity points
- 1,532
vhdl rising_edge
Hi ,
In VHDL, the statement - clk'event & clk='1' is not synthesizable, so what is the equivalent statement that can be replaced if it has to be synthesized
Hi ,
In VHDL, the statement - clk'event & clk='1' is not synthesizable, so what is the equivalent statement that can be replaced if it has to be synthesized