hanafee99
Newbie level 4
I have already research the internet and book. I just can not find any state machine regarding this project. A lot of example that i found just simply explanation on the verilog code. Can some one suggest a basic FSM for this project title.