Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Verilog-Mode in Emacs

Status
Not open for further replies.

omara007

Advanced Member level 4
Joined
Jan 6, 2003
Messages
1,237
Helped
50
Reputation
102
Reaction score
16
Trophy points
1,318
Location
Cairo/Egypt
Activity points
9,716
autoinst emacs verilog

Hi Guys ..

Is there a way to echo the changes in a sub-module interface to the top-level module using Emacs running in Verilog-Mode ?

In other words, if I have sub-module X, with 10 input ports and 10 output ports .. instantiated in a higher level module Y (top-level module) .. and I wanted to add a new input/output port, or change the size of one of the original ports in module X .. can I reflect these changes automatically to the Y module ? .. something like AUTOs ?
 

I am using the latest version verilog-mode. But when I use AUTOASCIIENUM. The emacs will cause CPU 99% used and nothing i can. it will never stop. I have to kill it manually.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top