Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

verilog code for designing a 16-bit alu by cascading 4 4-bit alu's

Status
Not open for further replies.

shashankm8

Newbie level 2
Joined
Dec 25, 2010
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,293
hi all,

we were given a project at college where we have to write a verilog code for cascading 4-bit alu's to form 16-bit alu's.we were comfortable in writing the code for 16 bit alu but it was suddenly changed to cascading of alu's .and my other question is whether to use case statement or if-else statement.And we were also instructed to use clk,rst in the program so that we can perform different instructions when ever the clk is high.And is it possible that we don't use any delays in test bench.

thank you,
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top