Verilog-AMS transition Filter

Status
Not open for further replies.

vleam13

Member level 1
Joined
Mar 3, 2010
Messages
37
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,560
Hi,

I have question on veriloga code.

For transition filter, how can I create output signal with defferent rising edge delay and falling edge delay?
The problem now is transition command cannot used in if-else statement.

Example:
V(out) <+ transition(Vout, Td, Tr, Tf) ;
I need different Td for rising and falling edge.

Thanks.

regards.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…