Verilog-AMS transition Filter

[vleam13]

Hi,

I have question on veriloga code.

For transition filter, how can I create output signal with defferent rising edge delay and falling edge delay?
The problem now is transition command cannot used in if-else statement.

Example:
V(out) <+ transition(Vout, Td, Tr, Tf) ;
I need different Td for rising and falling edge.

Thanks.

regards.