Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Post Silicon Validation, is basically a validation method to make sure that your fabricated chip (since it is fabricated it is post silicon) is working correctly. Basically it is including all testing methods (testing silicon on board in the labs).
It is done to find out if the fabricated chip works or not, and if it works that it meets specification.
In digital ASIC design flow, the test / debug engineers develop test coverage techniques such as Design for Test (DFT), and perform pre-silicon validation, as well as, post-silicon debugging to ensure usability.
Basically, if you look in a ASIC design flow, in the Gate level netlist, the DFT, BIST, ATPG is applied. Then when the flow is finished after Physical Layout, you send your chip for fabrication. When you receive it back, then you apply post silicon validation in a lab. You probably will need to develop a PCB (unless you used a DIP package) and using lab equipment (oscilloscopes, function generators, multimeters, power supplies, spectrum analyzers etc) you will test your chip. All this is part of the post silicon validation.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
