Verification Challenges and Approaches in SoC designs

Status
Not open for further replies.

aloksanghavi

Newbie level 4
Joined
Dec 14, 2010
Messages
5
Helped
4
Reputation
8
Reaction score
4
Trophy points
1,283
Activity points
1,321
What are the current challenges with formal verification? What is your experience (if any) using it for applications other than block level verification such as early RTL exploration, post-silicon validation, design & IP re-use as well as standard protocol certification (eg. AXI, AMBA, PCI-Express, etc.)
 

now the soc become more large, the challenges is when is the verification goal ok?
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…