Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

VCS + SVA simulation slows down

Status
Not open for further replies.

hbeck

Junior Member level 2
Joined
Aug 3, 2011
Messages
21
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,419
I got some problems with my VCS-MX simulation, which massively slows down after running some million cycles. My Setup:

  • SV Testbench
  • VHDL unit under test
  • binded SVAs to some VHDL submodules

Compiled with: vcs -debug_pp -sva_bind <bind_file> -assert dumpoff <toplevel>

Does anyone knows already about that problem and can give me a hint how to fix it?
 

I believe assertions do slow down the simulation. Are you not expecting this type of behavior?
 

I believe assertions do slow down the simulation. Are you not expecting this type of behavior?

Of course i do expect that behavior, but the simulation speed is getting even more slower over runtime. After some milliseconds simulation time the worst effect is reached with 20ns simulation time per Realtime Second!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top