Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

VCS Simulation reading in s SDF file

Status
Not open for further replies.

abu9022

Member level 3
Joined
Jan 2, 2013
Messages
60
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,715
VCS Simulation reading in SDF file

Hi friends,

currently doing my graduate project, I need a help regarding the below question

Run VCS simulation reading in a SDF file to simulate the IU with C programs, find the number of clock cycles and Timing Error Coverage

I don't know how to run VCS simulation reading SDF file and how to find timing error coverage,
Anybody help me, please
 
Last edited:

You have an example of sdf retroannotation in the VCS installation directory
doc/examples/programming_interfaces/pli/delay

You need to use the $sdf_annnotate system task
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top