Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

VCO veriloga behavior modeling question

Status
Not open for further replies.

filtershaoyong

Member level 1
Joined
Nov 14, 2004
Messages
35
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
221
verilog-a

I use the kundert's VCO modeling and find some problen when do simulation in Hspice.

The problems: the VCO works well under 10uS, but the output is wrong when tran simulation larger than 10uS.

I don't know what's wrong?

you can get the result use attachment hspice netlist.

Thanks,
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top