Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Variable Frequency of clock

Status
Not open for further replies.

woeichee

Newbie level 5
Joined
Jan 17, 2010
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Malaysia
Activity points
1,348
i have a design that require to run on variable frequency of clk(sampling rate), in the range of 8kHz to 216kHz.

My question are:
1. How to write the sdc?
2. Other than sdc, is there any thing(circuit, etc) need to be take care or add in?

thanks
 

Ilgaz

Advanced Member level 4
Joined
Sep 18, 2009
Messages
113
Helped
15
Reputation
32
Reaction score
11
Trophy points
1,298
Location
Ankara,Turkey
Activity points
1,992
Please give a detailed description..
For what purpose, when do you need to change....

Ilgaz
 

woeichee

Newbie level 5
Joined
Jan 17, 2010
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Malaysia
Activity points
1,348
I am developing on digital function generator abt audio. So, the user can select the sampling rate of the waveform from the range 8k to 216kHz in the GUI.

So, the external clk(pll) will be tuned to give the frequency of clock to fpga from the range 95MHz to 105MHz. I am thinking on using reconfig pll in the fpga to give the frequency of 8k to 216k on the fly if possible.

However, i am not yet to the state. I am trying to do timing simulation for the wavefrom(e.g sine wave). I have no idea on how to write the sdc file.

any idea?

thanks
 

mersault

Member level 2
Joined
Nov 4, 2009
Messages
51
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Location
chile
Activity points
1,649
let me clarify the problem...

you want a clock in the range of 8kHz and 216kHz.
what will be the step in that range? (1kHz, 10 Khz, etc)

what kind of fpga do you have?
what is the frecuency of the input clock, I mean the fpga's clock?

greetings
 

xtcx

Advanced Member level 1
Joined
Dec 22, 2007
Messages
494
Helped
65
Reputation
130
Reaction score
58
Trophy points
1,308
Location
Bangalore, India
Activity points
5,003
Hi friend!, You cannot use Onchip PLL(DCM) at such low range frequency....Maybe you can try DDS core to generate such freqs....Correct me if I'm wrong
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top