I assume you are referring to a Xilinx FPGA. I'm not clear exactly what you are building, but if you really need to switch between two clocks without glitches, try the BUFGMUX (if your FPGA provides it) instead of an ordinary mux such as MUXF7.
If possible, try to design synchronous logic that doesn't require gating or switching clocks.